Logic synthesis

Logic synthesis is a process by which an abstract form of desired circuit behaviour typically register transfer level (RTL) or behavioural is turned into a design implementation in terms of logic gates. This process includes synthesis of HDLs, including VHDL and Verilog.