Enhancement-mode FET

The switching mosfet that is designed to be in 'OFF' state when the gate voltage applied is zero(i.e. Vs.=0) and will turn on when the gate voltage is pulled to drain voltage(VDD) which is positive voltage for NMOS FETs and Negative for PMOS FETs.